UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/972,284	10/05/2001	Kendell A. Chilton	EMC01-31(01129)	4870

7590 08/31/2004

David E. Huang, Esq.
CHAPIN & HUANG, L.L.C.
Westborough Office Park
1700 West Park Drive
Westborough, MA 01581

EXAMINER	
HUISMAN, DAVID J	

ART UNIT	PAPER NUMBER
2183	

DATE MAILED: 08/31/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/972,284	CHILTON, KENDELL A.
	Examiner	Art Unit
	David J. Huisman	2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *05 October 2001*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-22* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-22* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☒ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *05 October 2001* is/are: a)☐ accepted or b)☒ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date *05 October 2001*.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

1. Claims 1-22 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: IDS as received on 10/5/2001.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Drawings

4. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description:

In Fig.1, number 42,

In Fig.3, number 60, and

In Fig.6, numbers 124-B, 126-3, 128-B, and 130-A.

Corrected drawing sheets, or amendment to the specification to add the reference character(s) in the description, are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR

1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

5. Claim 15 is objected to because of the following informalities: In part (b), please reword the phrase "a set of memory locations to hold a cache" as it is not clear how memory locations hold a cache. Instead, a cache comprises multiple memory locations, and for purposes of this examination, this will be the interpretation. Appropriate correction is required.

Claim Rejections - 35 USC § 102

> (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1, 4-5, and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Sharangpani et al., U.S. Patent No. 6,237,077 (herein referred to as Sharangpani).

7. Referring to claim 1, Sharangpani has taught in a memory circuit board that stores a cache for a data storage system (see column 7, lines 12-13 and note that a cache has been implemented and clearly, this cache would be on a circuit board), a method comprising the steps of:

a) receiving a communication that includes a script command and a payload, the payload including a series of individual instructions. See Fig.2 and column 4, lines 54-57, and note the

existence of a script command (field 220) and a payload (fields 210a-c), where the payload includes 3 instructions.

b) in response to the script command, parsing the payload to identify the series of individual instructions. See the abstract and Table 2 in column 6. Note that based on the template, the instructions and their types are determined and then they are routed to execution units.

c) performing a series of operations in accordance with the identified series of individual instructions. Clearly, each of the instructions in the payload will be executed by the appropriate execution units (those shown in Table 1 in column 5).

8. Referring to claim 4, Sharangpani has taught a method as described in claim 1. Sharangpani has further taught that the steps of parsing and performing occur as an atomic operation. See Fig.4A and note that the instruction packets are executed in order. That is, a first packet is parsed and executed, a second packet is parsed and executed, etc. The first packet's execution is not interrupted by the second packet's execution. Therefore, the parsing and performing steps are atomic.

9. Referring to claim 5, Sharangpani has taught a method as described in claim 1. Sharangpani has further taught the steps of:

a) generating a series of results in response to performing the series of operations. Clearly, instructions that are performed will generate results.

b) providing the series of results to a processor circuit board. See column 4, lines 6-11. When a result is generated, it is generally stored so it may be used in some way in the future. Usually, the data is stored in a register, which is storage on the processor board.

10. Referring to claim 7, Sharangpani has taught a method as described in claim 1. Sharangpani has further taught loading a set of parameters into a set of registers of the memory circuit board to enable the set of parameters to be used when performing the series of operations. Note from Fig.1A that load instructions exist within Sharangpani's system. As is known, load instructions load registers with data (constants) which are used as operands (parameters) in later instructions such as Add instructions.

Claim Rejections - 35 USC § 103

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

12. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sharangpani, as applied above, in view of Hennessy and Patterson, Computer Architecture - A Quantitative Approach, 2nd Edition, 1996 (herein referred to as Hennessy).

13. Referring to claim 2, Sharangpani has taught a method as described in claim 1. Sharangpani has taught an instruction cache (as described in the rejection of claim 1) but has not explicitly taught a data cache, wherein the data cache includes memory locations which store a data element, wherein an individual instruction of the series of individual instructions includes an address referencing the memory locations which store the data element, and wherein the step of performing the series of operations includes the steps of:

a) selecting the data element based on the address of the individual instruction.

b) retrieving the data element from the memory locations of the cache.

c) performing an operation based on the individual instruction, the operation using the data element as at least one parameter of the operation.

However, Official Notice is taken that data caches and the method of accessing data caches are well known concepts in the art. The examiner asserts that the claimed steps set forth in claim 2 are the known and expected steps used to access a data cache. More specifically, when an instruction is to access memory for an operand, such as the Add R1, (1001) instruction shown on page 75 of Hennessy, the processor will first look to the cache for the operand stored in memory location 1001. If it is in the cache, then the access to main memory may be avoided, thereby resulting in faster operand retrieval because caches are faster than main memory (due in part to their close proximity to the CPU). The operand is then used in the operation specified by the instruction (in this case, an addition operation). Hennessy has taught on page 75 that such an instruction would be useful in accessing static data and therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sharangpani to include this instruction. Furthermore, to increase data retrieval speed, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sharangpani to include a data cache and a method for accessing the data cache as described above.

14. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sharangpani, as applied above, in view of Narayan et al., U.S. Patent No. 5,748,978 (herein referred to as Narayan).

15. Referring to claim 3, Sharangpani has taught a method as described in claim 1. Sharangpani has not taught that the memory circuit board further stores an instruction library, wherein the series of individual instructions includes an instruction reference that points to a section of code of the instruction library, and wherein the step of performing the series of operations includes the steps of:

a) referencing the section of the code of the instruction library based on the instruction reference.

b) executing the section of code.

However, Narayan has taught the implementation of an MROM unit, which as discussed in column 8, lines 10-19, is used to break down complex instructions into smaller, less complicated routines, which are then executed to perform the operation specified by the complex instruction. Clearly, if an instruction is broken down into a set of smaller instructions, then the instruction will determine which set of instructions are executed. As discussed, an MROM is hardware used to efficiently decode complex instructions. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sharangpani to include an MROM unit.

16. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sharangpani, as applied above, and further in view of Abdallah et al., U.S. Patent No. 6,233,671 (herein referred to as Abdallah).

17. Referring to claim 6, Sharangpani has taught a method as described in claim 1. Sharangpani has not taught that the step of providing the series of results to the processor circuit board includes the steps of:

a) packaging the series of results in a set of data blocks; and

b) transferring the set of data blocks to the processor circuit board.

However, Abdallah has taught such a concept. See Fig.3 for instance and note that multiple operations are performed in parallel, and the results are packaged together and stored in a register on the processor board. And, from column 4, lines 5-6, note that it only takes a single write to write the packed results. This is clearly advantageous in that multiple writes would not be required, thereby making the processor more efficient. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sharangpani to package a series of results and transfer them to the processor board.

18. Claims 8, 11-12, 14-15, 18-19, and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (herein referred to as AAPA), in view of Lemmon, U.S. Patent No. 5,278,974 (herein referred to as Lemmon), and further in view of Sharangpani, as applied above.

19. Referring to claim 8, AAPA has taught a data storage system comprising:

a) a set of storage devices. See page 1, lines 6-10 of applicant's background.

b) a memory circuit board that stores a cache to temporarily store copies of data elements stored in the set of storage devices. See page 1, lines 6-10 of applicant's background.

c) a processor circuit board that operates as at least one of a front-end interface between an external device and the cache and a back-end interface between the cache and the set of storage devices (see page 1, line 11, to page 2, line 4, of applicant's background).

d) Applicant has further taught the sending of instructions, one at a time, to the memory circuit board, where the operation specified by the instruction is performed. See page 2, lines 5-17, of applicant's background. Applicant has not explicitly taught packing multiple instructions together and transmitting them to the memory circuit board at a single time. More specifically, applicant has not taught that the memory circuit board is configured to:

(i) receive, from the processor circuit board, a communication that includes a script command and a payload, the payload including a series of individual instructions.

(ii) parse the payload to identify the series of individual instructions in response to the script command.

(iii) perform a series of operations in accordance with the identified series of individual instructions.

However, Lemmon has taught (and supported a well known concept), that some amount of overhead is required for every data transfer that is required. A person of ordinary skill in the art would have recognized that by packaging multiple items (in this case instructions) into a single "packet" and then transmitting the packet, the overall number of data transfers will be reduced. For instance, if six instructions need to be transferred, and if one transfer may be performed every time unit, then six time units would be required to perform six individual transfers. On the other hand, if a packet is able to hold three instructions, then only two transfers will need to be made, resulting in four less time units required to perform the transfer. Clearly, the amount of transfer time is reduced, and as a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA to package multiple instructions and transfer them together.

Sharangpani has taught that an instruction packet includes a script command and a payload, the payload including a series of individual instructions. See Fig.2 and column 4, lines 54-57, and note the existence of a script command (field 220) and a payload (fields 210a-c), where the payload includes 3 instructions. Furthermore, in response to the script command, Sharangpani has taught parsing the payload to identify the series of individual instructions. See the abstract and Table 2 in column 6. Note that based on the template, the instructions and their types are determined and then they are routed to execution units. Finally, Sharangpani has taught performing a series of operations in accordance with the identified series of individual instructions. Clearly, each of the instructions in the payload will be executed by the appropriate execution units (those shown in Table 1 in column 5). A person of ordinary skill in the art would have recognized that if a packet of instructions is transmitted, then the packet must include instructions (payload), and the script (template in Sharangpani) is beneficial to have since it allows for rapid issuing of the associated instructions. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA in view of Lemmon to include a packet which contains multiple instructions (payload) and a template (script command).

20. Referring to claim 11, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 8. AAPA in view of Lemmon and further in view of Sharangpani has further taught that the memory circuit board is configured to receive the communication, parse the payload, and perform the series of operations as an atomic operation. If something is "atomic" then it must be fully completed and it must not be interrupted. Clearly, the communication, parsing, and execution of instructions must be fully completed or else the

overall program would not be executed correctly. In addition, Sharangpani shows no signs of interruption of communicating, parsing, and executing instructions. In fact, according to Fig.4A, instruction packets are executed in order. That is, a first packet is parsed and executed, a second packet is parsed and executed, etc. The first packet's execution is not interrupted by the second packet's execution.

21. Referring to claim 12, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 8. Furthermore, the method of claim 5 is performed by the system of claim 12. Therefore, claim 12 is rejected for the same reasons set forth in claim 5.

22. Referring to claim 14, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 8. Furthermore, the method of claim 7 is performed by the system of claim 14. Therefore, claim 14 is rejected for the same reasons set forth in claim 7.

23. Referring to claim 15, AAPA has taught a memory circuit board for a data storage system, comprising:

a) an input/output port to connect with a processor circuit board of the data storage system. Clearly, if a processor is connected to a memory, and data travels between the two, then an input/output port inherently exists because data is inputted from memory and outputted to memory.

b) a set of memory locations to hold a cache that temporarily stores copies of data elements stored in a set of storage devices of the data storage system. See page 1, lines 6-10 of applicant's background.

c) Applicant has further taught the sending of instructions, one at a time, to the memory circuit board, where the operation specified by the instruction is performed. See page 2, lines 5-17, of

applicant's background. Applicant has not explicitly taught packing multiple instructions together and transmitting them to the memory circuit board at a single time. More specifically, applicant has not taught that the memory circuit board is configured to:

(i) receive, from the processor circuit board through the input/output port, a communication that includes a script command and a payload, the payload including a series of individual instructions.

(ii) parse the payload to identify the series of individual instructions in response to the script command.

(iii) perform a series of operations in accordance with the identified series of individual instructions.

However, Lemmon has taught (and supported a well known concept), that some amount of overhead is required for every data transfer that is required. A person of ordinary skill in the art would have recognized that by packaging multiple items (in this case instructions) into a single "packet" and then transmitting the packet, the overall number of data transfers will be reduced. For instance, if six instructions need to be transferred, and if one transfer may be performed every time unit, then six time units would be required to perform six individual transfers. On the other hand, if a packet is able to hold three instructions, then only two transfers will need to be made, resulting in four less time units required to perform the transfer. Clearly, the amount of transfer time is reduced, and as a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA to package multiple instructions and transfer them together.

Sharangpani has taught that an instruction packet includes a script command and a payload, the payload including a series of individual instructions. See Fig.2 and column 4, lines 54-57, and note the existence of a script command (field 220) and a payload (fields 210a-c), where the payload includes 3 instructions. Furthermore, in response to the script command, Sharangpani has taught parsing the payload to identify the series of individual instructions. See the abstract and Table 2 in column 6. Note that based on the template, the instructions and their types are determined and then they are routed to execution units. Finally, Sharangpani has taught performing a series of operations in accordance with the identified series of individual instructions. Clearly, each of the instructions in the payload will be executed by the appropriate execution units (those shown in Table 1 in column 5). A person of ordinary skill in the art would have recognized that if a packet of instructions is transmitted, then the packet must include instructions (payload), and the script (template in Sharangpani) is beneficial to have since it allows for rapid issuing of the associated instructions. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA in view of Lemmon to include a packet which contains multiple instructions (payload) and a template (script command).

24. Referring to claim 18, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 15. Furthermore, claim 18 is rejected for the same reasons set forth in the rejection of claim 11.

25. Referring to claim 19, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 15. Furthermore, claim 19 is rejected for the same reasons set forth in the rejection of claim 12.

26. Referring to claim 21, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 15. Furthermore, claim 21 is rejected for the same reasons set forth in the rejection of claim 14.

27. Referring to claim 22, AAPA has taught a processor circuit board for a data storage system, comprising:

a) an input/output port to connect with a memory circuit board of the data storage system. Clearly, if a processor is connected to a memory, and data travels between the two, then an input/output port inherently exists because data is inputted from memory and outputted to memory.

b) Applicant has further taught the sending of instructions, one at a time, to the memory circuit board, where the operation specified by the instruction is performed. See page 2, lines 5-17, of applicant's background. Applicant has not explicitly taught packing multiple instructions together and transmitting them to the memory circuit board at a single time. More specifically, applicant has not taught control circuitry coupled to the input/output port, wherein the control circuitry is configured to provide, to the memory circuit board through the input/output port, a communication that includes a script command and a payload, wherein the payload includes a series of individual instructions, and wherein the script command is configured to direct the memory circuit board to:

(i) parse the payload to identify the series of individual instructions in response to the script command.

(ii) perform a series of operations in accordance with the identified series of individual instructions.

However, Lemmon has taught (and supported a well known concept), that some amount of overhead is required for every data transfer that is required. A person of ordinary skill in the art would have recognized that by packaging multiple items (in this case instructions) into a single "packet" and then transmitting the packet, the overall number of data transfers will be reduced. For instance, if six instructions need to be transferred, and if one transfer may be performed every time unit, then six time units would be required to perform six individual transfers. On the other hand, if a packet is able to hold three instructions, then only two transfers will need to be made, resulting in four less time units required to perform the transfer. Clearly, the amount of transfer time is reduced, and as a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA to package multiple instructions and transfer them together.

Sharangpani has taught that an instruction packet includes a script command and a payload, the payload including a series of individual instructions. See Fig.2 and column 4, lines 54-57, and note the existence of a script command (field 220) and a payload (fields 210a-c), where the payload includes 3 instructions. Furthermore, in response to the script command, Sharangpani has taught parsing the payload to identify the series of individual instructions. See the abstract and Table 2 in column 6. Note that based on the template, the instructions and their types are determined and then they are routed to execution units. Finally, Sharangpani has taught performing a series of operations in accordance with the identified series of individual instructions. Clearly, each of the instructions in the payload will be executed by the appropriate execution units (those shown in Table 1 in column 5). A person of ordinary skill in the art would have recognized that if a packet of instructions is transmitted, then the packet must include

instructions (payload), and the script (template in Sharangpani) is beneficial to have since it allows for rapid issuing of the associated instructions. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify AAPA in view of Lemmon to include a packet which contains multiple instructions (payload) and a template (script command).

28. Claims 9 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Lemmon in view of Sharangpani, as applied above, and further in view of Hennessy, as applied above.

29. Referring to claim 9, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 8. Furthermore, the method of claim 2 is performed by the system of claim 9. Therefore, claim 9 is rejected for the same reasons set forth in the rejection of claim 2.

30. Referring to claim 16, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 15. Furthermore, claim 16 is rejected for the same reasons set forth in the rejection of claim 9.

31. Claims 10 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Lemmon in view of Sharangpani, as applied above, and further in view of Narayan, as applied above.

32. Referring to claim 10, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 8. Furthermore, the method of claim 3 is performed by the

system of claim 10. Therefore, claim 10 is rejected for the same reasons set forth in the rejection of claim 3.

33. Referring to claim 17, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 15. Furthermore, claim 17 is rejected for the same reasons set forth in the rejection of claim 10.

34. Claims 13 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over AAPA in view of Lemmon in view of Sharangpani, as applied above, and further in view of Abdallah, as applied above.

35. Referring to claim 13, AAPA in view of Lemmon and further in view of Sharangpani has taught a system as described in claim 12. Furthermore, the method of claim 6 is performed by the system of claim 13. Therefore, claim 13 is rejected for the same reasons set forth in claim 6. Furthermore, from the teachings of Lemmon, a person of ordinary skill in the art would have recognized that by packaging results and transferring the package at once would require less overhead than individual transfers for each result (note that Lemmon's packets include 8 bytes, i.e., multiple data items - column 2, lines 64-67). Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to package results and then transfer.

36. Referring to claim 20, AAPA in view of Lemmon and further in view of Sharangpani has taught a board as described in claim 19. Furthermore, claim 20 is rejected for the same reasons set forth in the rejection of claim 13.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJH
David J. Huisman
August 11, 2004

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100